

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/938,472	08/23/2001	Benjamin James JR.	COOLP001	9954
7.	590 03/05/2004		EXAMINER	
Funhouse Production			KNOLL, CLIFFORD H	
P.O. Box 4672 Berkeley, CA			ART UNIT PAPER NUMBER	
<b>,</b>			2112	
			DATE MAILED: 03/05/2004	•

Please find below and/or attached an Office communication concerning this application or proceeding.

<del> </del>		Application No.	Applicant(s)			
		09/938,472	JAMES ET AL.	\		
Office Action	Summary	Examiner	Art Unit			
		Clifford H Knoll	2112			
The MAILING DATE Period for Reply	of this communication ap	pears on the cover sheet with the	correspondence ad	dress		
THE MAILING DATE OF  - Extensions of time may be available after SIX (6) MONTHS from the mile of the period for reply specified able.  - If NO period for reply is specified.  - Failure to reply within the set or expenses.	THIS COMMUNICATION. ble under the provisions of 37 CFR 1. ailing date of this communication. bye is less than thirty (30) days, a rep above, the maximum statutory period ktended period for reply will, by statut ster than three months after the mailir	Y IS SET TO EXPIRE 3 MONTH 136(a). In no event, however, may a reply be tingly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE and date of this communication, even if timely file	mely filed  ys will be considered timel the mailing date of this coon (35 U.S.C. § 133).	y. ommunication.		
Status						
1)⊠ Responsive to com	munication(s) filed on 15 J	lanuary 2002.				
2a) This action is FINA	2b)⊠ Thi	s action is non-final.				
3) Since this application	on is in condition for allowa	ance except for formal matters, pr	osecution as to the	e merits is		
closed in accordance	e with the practice under	Ex parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.	·		
Disposition of Claims						
4a) Of the above cla 5) ☐ Claim(s) is/a 6) ☑ Claim(s) <u>1-51</u> is/are 7) ☐ Claim(s) is/a	rejected.	awn from consideration.	·			
Application Papers						
9) The specification is	objected to by the Examin	er.				
10)☐ The drawing(s) filed	0) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.					
• • • • • • • • • • • • • • • • • • • •		e drawing(s) be held in abeyance. Se				
		ction is required if the drawing(s) is ob examiner. Note the attached Office				
Priority under 35 U.S.C. § 1						
12) Acknowledgment is a) All b) Some?  1. Certified cop 2. Certified cop 3. Copies of the application fr	made of a claim for foreig c) None of: es of the priority document es of the priority document certified copies of the prior om the International Burea	nts have been received in Applicatority documents have been receive	tion No ed in this National	Stage		
Attachment(s)						
1) Notice of References Cited (P	TO-892)	4) Interview Summar				
2) D Notice of Draftsperson's Pate		Paper No(s)/Mail I	Date	O-152)		

Art Unit: 2112

#### **DETAILED ACTION**

#### Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

Claims 1, 14, 26, 38, 49, and 51 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

In claims 1, 14, 26, 38, and 49, the recitation of "automatically" identifying/determining is unclear because it is not clear whether it is intended to recite a limitation to the identification limitation; such limitation needs to be positively recited.

In claim 51, the "selected" is unclear because it is not clear what limitation is intended to be recited by the apparent selection.

## Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Art Unit: 2112

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1, 6-10, 14, 15, 20-22, 26, 31-35, 38, 39, 44-46, 49 are rejected under 35 U.S.C. 102(b) as being anticipated by Colmenero (US 4365245).

Regarding claim 1, Colmenero discloses automatically determining whether an external component is connected to the first port and identifying as active or inactive thereby (e.g., col. 4, lines 28-34), and distinguishing between active and inactive ports during control (e.g., col. 3, lines 60-68).

Regarding claim 6, Colmenero also discloses controlling identified active ports (e.g., col. 3, lines 22-25).

Regarding claim 7, Colmenero also discloses sequencing only identified active ports (e.g., col. 4, lines 44-48).

Regarding claims 8 and 9, Colmenero also discloses the external port as an open or closed circuits (e.g., col. 4, lines 49-55).

Regarding claim 10, Colmenero also discloses the external component corresponds to a length of wire (e.g., col. 4, lines 49-55).

Regarding claim 14, Colmenero discloses automatically identifying active ports, which are those with an external load physically connected (e.g., col. 4, lines 49-55), and sequencing only desired active ports of the electronic device (e.g., col. 4, lines 23-28).

Art Unit: 2112

Regarding claim 15, Colmenero also discloses identifying non-active ports of the electronic device, which are not physically connected to an external load and ignoring non-active ports in sequencing operations (e.g., col. 4, lines 23-25).

Regarding claims 20 and 21, Colmenero also discloses the external port as an open or closed circuits (e.g., col. 4, lines 49-55).

Regarding claim 22, Colmenero also discloses the external component corresponds to a length of wire (e.g., col. 4, lines 49-55).

Regarding claim 26, Colmenero discloses a processor and memory (e.g., Figure 1, "56", "40"), the system configured or designed to automatically determine whether an external component is connected to the first port (e.g., col. 4, lines 28-34), and the system designed to distinguish between active and inactive ports during management (e.g., col. 3, lines 60-68).

Regarding claim 31, Colmenero also discloses controlling identified active ports (e.g., col. 3, lines 22-25).

Regarding claim 32, Colmenero also discloses sequencing only identified active ports (e.g., col. 4, lines 44-48).

Regarding claims 33 and 34, Colmenero also discloses the external port as an open or closed circuits (e.g., col. 4, lines 49-55).

Regarding claim 35, Colmenero also discloses the external component corresponds to a length of wire (e.g., col. 4, lines 49-55).

Regarding claim 38, Colmenero discloses a processor and memory (e.g., Figure 1, "56", "40"), a sequencing system configured or designed to automatically determine whether an external component is connected to the

Art Unit: 2112

active ports (e.g., col. 4, lines 28-34), and the system designed to sequence only active ports during management (e.g., col. 3, lines 60-68).

Regarding claim 39, Colmenero also discloses automatically identifying non-active ports, which are those with an external load not physically connected (e.g., col. 4, lines 49-55), and a configuration to ignore non-active ports (e.g., col. 4, lines 23-28).

Regarding claims 44 and 45, Colmenero also discloses the external port as an open or closed circuits (e.g., col. 4, lines 49-55).

Regarding claim 46, Colmenero also discloses the external component corresponds to a length of wire (e.g., col. 4, lines 49-55).

Regarding claim 49, Colmenero also discloses an active port detection circuit configured to automatically identify active ports (e.g., col. 3, lines 19-22). The automatic identification of Colmenero is engendered by the presence of an active port as disclosed (col. 4, lines 44-49).

Claims 1-3, 5-10, 13-15, 17, 19-22, 25, 26, 28, 30-35, 38, 39, 41, 43-46, 49-51 are rejected under 35 U.S.C. 102(e) as being anticipated by McAlear (US 6697372).

Regarding claim 1, McAlear discloses automatically determining whether an external component is connected to the first port and identifying as active or inactive thereby (e.g., col. 2, lines 64-66), and distinguishing between active and inactive ports during control (e.g., col. 3, lines 13-20).

Art Unit: 2112

Regarding claim 3, McAlear also discloses detection of a resistive load (e.g., col. 2, lines 64-66).

Regarding claim 5, McAlear also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 64-66).

Regarding claim 6, McAlear also discloses controlling identified active ports (e.g., col. 3, lines 13-20).

Regarding claim 7, McAlear also discloses a sequencer; sequencing only identified active ports of the device (e.g., col. 3, lines 39-41).

Regarding claims 8 and 9, McAlear also discloses open and closed circuits (e.g., col. 2, lines 64-66).

Regarding claim 10, McAlear also discloses the length of wire (e.g., col. 2, lines 64-66, "current flowing").

Regarding claim 13, McAlear also discloses the computer program product of the parent claim (e.g., col. 2, line 28-30, "USB host software").

Regarding claim 14, McAlear discloses automatically identifying active ports characterized by external load (e.g., col. 2, lines 64-66), and sequencing only desired active ports of the electronic device (e.g., col. 3, lines 39-41).

Regarding claim 15, McAlear also discloses identifying non-active ports characterized by a port not physically connected (e.g., col. 3, lines 19-20).

Regarding claim 17, McAlear also discloses response to a resistive load (e.g., col. 2, lines 64-66).

Regarding claim 19, McAlear also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 64-66).

Art Unit: 2112

Regarding claims 20 and 21, McAlear also discloses open and closed circuits (e.g., col. 2, lines 64-66).

Regarding claim 22, McAlear also discloses the length of wire (e.g., col. 2, lines 64-66, "current flowing").

Regarding claim 25, McAlear also discloses the computer program product of parent claim (e.g., col. 2, line 28-30, "USB host software").

Regarding claim 26, McAlear discloses memory and processor (e.g., col. 2, lines 28-30), system automatically determines whether an external component is connected and identifies as active or inactive (e.g., col. 2, lines 64-66), and distinguishing between active and inactive ports (e.g., col. 3, lines 13-20).

Regarding claim 28, McAlear also discloses response to a resistive load (e.g., col. 2, lines 64-66).

Regarding claim 30, McAlear also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 64-66).

Regarding claim 31, McAlear also discloses controlling identified active ports (e.g., col. 3, lines 13-20).

Regarding claim 32, McAlear also discloses sequencing only active ports (e.g., col. 3, lines 39-41).

Regarding claims 33 and 34, McAlear also discloses open and closed circuits (e.g., col. 2, lines 64-66).

Regarding claim 35, McAlear also discloses the length of wire (e.g., col. 2, lines 64-66, "current flowing").

Art Unit: 2112

Regarding claim 38, McAlear discloses memory and processor (e.g., col. 2, lines 28-30), system automatically determines whether an external component is connected and identifies as active or inactive (e.g., col. 2, lines 64-66), and sequencing only active ports (e.g., col. 3, lines 39-41).

Regarding claim 39, McAlear also discloses identifying non-active ports and ignoring non-active ports (e.g., col. 3, lines 39-41).

Regarding claim 41, McAlear also discloses response to a resistive load (e.g., col. 2, lines 64-66).

Regarding claim 43, McAlear also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 64-66).

Regarding claims 44 and 45, McAlear also discloses open and closed circuits (e.g., col. 2, lines 64-66).

Regarding claim 46, McAlear also discloses the length of wire (e.g., col. 2, lines 64-66, "current flowing").

Regarding claim 49, McAlear also discloses automatically identifying active ports (e.g., col. 2, lines 64-66).

Regarding claim 50, McAlear also discloses storing information relating to IDs (e.g., col. 3, lines 35-36).

Regarding claim 51, McAlear also discloses using active ort information when performing sequencing operations on the ports where only selected active ports are sequenced (e.g., col. 3, lines 39-41).

Art Unit: 2112

Claims 1-3, 5-10, 12, 14-17, 19-22, 24, 26-28, 30-35, 37-41, 43-46, 48-51 are rejected under 35 U.S.C. 102(e) as being anticipated by Biebl (US 6515434).

Regarding claim 1, Biebl discloses automatically determining whether an external component is connected to the first port and identifying as active or inactive thereby (e.g., col. 2, lines 47-52), and distinguishing between active and inactive ports during control (e.g., col. 2, lines 53-60).

Regarding claim 2, Biebl also discloses a capacitive load that is detected (e.g., Figure 4, "Integrator").

Regarding claim 3, Biebl also discloses detection of a resistive load (e.g., col. 2, lines 47-52).

Regarding claim 5, Biebl also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 47-52).

Regarding claim 6, Biebl also discloses controlling identified active ports (e.g., col. 3, lines 1-6).

Regarding claim 7, Biebl also discloses sequencing only identified active ports (e.g., col. 2, lines 47-52).

Regarding claims 8 and 9, Biebl also discloses the external port as an open or closed circuits (e.g., col. 3, lines 1-6).

Regarding claim 10, Biebl also discloses the external component corresponds to a length of wire (e.g., col. 3, lines 1-6).

Regarding claim 12, Biebl also disclose an LED (e.g., Figure 1).

Regarding claim 14, Biebl discloses automatically identifying active ports, which are those with an external load physically connected (e.g., col. 3, lines 1-

Art Unit: 2112

6), and sequencing only desired active ports of the electronic device (e.g., col. 2, lines 53-60).

Regarding claim 15, Biebl also discloses identifying non-active ports of the electronic device, which are not physically connected to an external load and ignoring non-active ports in sequencing operations (e.g., col. 3, lines 1-6).

Regarding claim 16, Biebl also discloses a capacitive load that is detected (e.g., Figure 4, "Integrator").

Regarding claim 17, Biebl also discloses detection of a resistive load (e.g., col. 2, lines 47-52).

Regarding claim 19, Biebl also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 47-52).

Regarding claims 20 and 21, Biebl also discloses the external port as an open or closed circuits (e.g., col. 3, lines 1-6).

Regarding claim 22, Biebl also discloses the external component corresponds to a length of wire (e.g., col. 3, lines 1-6).

Regarding claim 24, Biebl also disclose an LED (e.g., Figure 1).

Regarding claim 26, Biebl discloses a processor and memory (e.g., Figure 4, "Regulator", "Integrator"), the system configured or designed to automatically determine whether an external component is connected to the first port, and the system designed to distinguish between active and inactive ports during management (e.g., Figure 4, "Interruption identification").

Regarding claim 27, Biebl also discloses a capacitive load that is detected (e.g., Figure 4, "Integrator").

Art Unit: 2112

Regarding claim 28, Biebl also discloses detection of a resistive load (e.g., col. 2, lines 47-52).

Regarding claim 30, Biebl also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 47-52).

Regarding claim 31, Biebl also discloses controlling identified active ports (e.g., col. 2, lines 47-52).

Regarding claim 32, Biebl also discloses sequencing only identified active ports (e.g., col. 2, lines 47-52).

Regarding claims 33 and 34, Biebl also discloses the external port as open or closed circuits (e.g., col. 3, lines 1-6).

Regarding claim 35, Biebl also discloses the external component corresponds to a length of wire (e.g., col. 3, lines 1-6).

Regarding claim 37, Biebl also disclose an LED (e.g., Figure 1).

Regarding claim 38, Biebl discloses a processor and memory (e.g., Figure 4, "Regulator", "Integrator"), a sequencing system configured or designed to automatically determine whether an external component is connected to the active ports (e.g., col. 2, lines 47-52), and the system designed to sequence only active ports during management (e.g., col. 2, lines 53-60).

Regarding claim 39, Biebl also discloses automatically identifying non-active ports, which are those with an external load not physically connected, and a configuration to ignore non-active ports (e.g., col. 3, lines 1-6).

Regarding claim 40, Biebl also discloses a capacitive load that is detected (e.g., Figure 4, "Integrator").

Art Unit: 2112

Regarding claim 41, Biebl also discloses detection of a resistive load (e.g., col. 2, lines 47-52).

Regarding claim 43, Biebl also discloses detecting the presence of a current flowing and identifying thereby (e.g., col. 2, lines 47-52).

Regarding claims 44 and 45, Biebl also discloses the external port as an open or closed circuits (e.g., col. 3, lines 1-6).

Regarding claim 46, Biebl also discloses the external component corresponds to a length of wire (e.g., col. 3, lines 1-6).

Regarding claim 48, Biebl also disclose an LED (e.g., Figure 1).

Regarding claim 49, Biebl also discloses an active port detection circuit configured to automatically identify active ports (e.g., col. 2, lines 47-52).

Regarding claim 50, Biebl also discloses storing information related to the lds of the identified active ports (e.g., Figure 4, "Master changeover switch" which state is information "related to the IDs").

Regarding claim 51, Biebl also discloses using the information when performing sequencing operations (e.g., col. 2, lines 47-52).

Claims 1, 13, 14, 25, 26, 38 are rejected under 35 U.S.C. 102(e) as being anticipated by Bastiani (US 6675243).

Regarding claim 1, Bastiani discloses automatically determining whether an external component is connected to the first port and identifying as active or

Art Unit: 2112

inactive thereby (e.g., Figure 34; col. 33, lines 23-25), and distinguishing between active and inactive ports during control (e.g., col. 34, lines 16-17).

Regarding claim 13, Bastiani also discloses the computer program product of the parent claim (e.g., col. 6, lines 9-12).

Regarding claim 14, Bastiani discloses automatically identifying active ports, which are those with an external load physically connected (e.g., col. 33, line 37), and sequencing only desired active ports of the electronic device (e.g., col. 34, lines 16-17).

Regarding claim 25, Bastiani also discloses the computer program product of the parent claim (e.g., col. 6, lines 9-12).

Regarding claim 26, Bastiani discloses a processor and memory, the system configured or designed to automatically determine whether an external component is connected to the first port (e.g., col. 33, line 23-25), and the system designed to distinguish between active and inactive ports during management (e.g., col. 34, lines 16-17).

Regarding claim 38, Bastiani discloses a processor and memory, a sequencing system configured or designed to automatically determine whether an external component is connected to the active ports (e.g., col. 33, line 23-25), and the system designed to sequence only active ports during management (e.g., col. 34, lines 16-17).

Art Unit: 2112

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 3, 5, 17, 19, 28, 30, 41, and 43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Colmenero as applied in parent claims in view of Allgood (US 5920266).

Regarding claims 3, 17, 28, and 41, Colmenero does not expressly mention the particular means of detection such as a resistive load; however, this feature is disclosed by Allgood. Allgood discloses a resistive load, which automatically identifies (e.g., col. 2, lines 50-54). It would be obvious to combine Allgood with Colmenero because Allgood teaches the advantages of deriving a sense signal based on an event of cable insertion to provide identification for a system, such as Colmenero where an identification is selected according to such an event in a modular cable insertion system. Therefore it would be obvious to one of ordinary skill in the art to combine Allgood with Colmenero to obtain the claimed invention.

Regarding claims 5, 19, 30, and 43, Colmenero does not expressly mention the use of current flowing as a means of detection; however, this feature is disclosed by Allgood. Allgood discloses a current flow, which automatically

Art Unit: 2112

identifies the event (e.g., col. 2, lines 50-54). It would be obvious to combine Allgood with Colmenero because Allgood teaches the advantages of deriving a sense signal based on an event of cable insertion to provide identification for a system, such as Colmenero where an identification is selected according to such an event in a modular cable insertion system. Therefore it would be obvious to one of ordinary skill in the art to combine Allgood with Colmenero to obtain the claimed invention.

Claims 11-12, 23-24, 36-37 and 47-48 are rejected under 35 U.S.C. 103(a) as being unpatentable over Colmenero as applied to parent claims in view of common and widely known exemplars of display lighting, as further evidenced by Bruce (US 5957564).

Regarding claims 11-12, 23-24, 36-37 and 47-48, Colmenero mentions display or decorative lights (e.g., col. 1, lines 28-32), but does not expressly mention the particular embodiment of electrolumiscent wire or light emitting diode; however, the Examiner takes Official Notice that these are widely known exemplars of display lights in such systems as the display lighting of Colmenero. This is further evidenced by Bruce, who discloses controlling "light emitting devices" and mentions the common examples of LED and electroluminescent devices (e.g., col. 1, lines 54-62). It would be obvious to combine LED and electrolumiscent devices, which are seen to be standard light devices, with Colmenero because Colmenero provides for control of standard light devices.

Art Unit: 2112

Therefore it would be obvious to one of ordinary skill in the art to combine the LED or electrolumiscent devices with Colmenero to obtain the claimed invention.

Claims 13 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Colmenero as applied in parent claims, in view of common and widely held knowledge of logical equivalence of hardware and software, as further evidenced by Tanenbaum (Structured Computer Organization).

Regarding claims 13 and 25, Colmenero does not expressly mention a computer program product; however Examiner takes Official Notice that implementation of hardware methods of Colmenero as software is a manifestly obvious and widely known feature, as further evidenced by Tanenbaum.

Tanenbaum, in the reference work, teaches the well-known mantra "hardware and software are logically equivalent" (p. 11). Therefore it would be obvious to one of ordinary skill in the art to implement the hardware methods of Colmenero as a computer program product.

Claim 49 is rejected under 35 U.S.C. 103(a) as being unpatentable over Colmenero as applied in claim 38, in view of common and widely used practice of sensing events to cause results in an electronic device, as further evidenced by Allgood.

Art Unit: 2112

Regarding claim 49, Colmenero discloses a means to identify active ports (e.g., col. 3, lines 19-22); but he does not expressly mention the claimed automatic identification, provided one interprets automatic identification to implicitly recite a form of sensing signal from the active port (the ambiguity in recitation forms the basis of the rejection under 35 USC 112(2) supra). However, the Examiner takes Official Notice that it is widely known to that inserting a plug or cable can be sensed in an electronic device when the electronic device is selectively operable based on the cable insertion which is in fact the nature of the cable insertion of Colmenero. This common feature is further evidenced by Allgood. Allgood discloses automatic identification of a cable (e.g., col. 2, lines 48-50). A person of ordinary skill in the art would be motivated to use the automatic identification sensing of Allgood, because Allgood teaches the well understood advantages and common practice of sensing cable insertion to provide a signaling means in an electronic device. Therefore, it would be obvious to one of ordinary skill in the art to combine common practice of sensing cable insertion in a device selective to the insertion with Colmenero to obtain the claimed invention.

Claims 4, 18, 29, 42 are rejected under 35 U.S.C. 103(a) as being unpatentable over Biebl as applied in parent claims supra, in view of Watanabe (US 4396868).

Art Unit: 2112

Regarding claims 4, 18, 29, 42, Biebl discloses detecting a load that corresponds to the nature of the light device, but does not expressly mention sensing the inductive load that would correspond to an inductive light device; however this is disclosed by Watanabe. Watanabe discloses sensing inductive load to automatically identify devices as active or inactive (e.g., col. 4, lines 62-67). It would be obvious to combine Watanabe with Biebl because Watanabe teaches a means to sense inductive loads in systems where the active identification of lamps is necessary. A person would be motivated to use Watanabe's teaching to enable practicing the invention of controlling light displays beyond the specific embodiment of resistive load circuits, which serve merely as the express embodiment of Biebl's invention. Therefore it would be obvious to one of ordinary skill in the art to combine Watanabe with Biebl to obtain the claimed invention.

Claims 11, 23, 36 and 47 are rejected under 35 U.S.C. 103(a) as being unpatentable over Biebl as applied in parent claims in view of common and widely known exemplars of display lighting, as further evidenced by Chang (US 5764141).

Regarding claims 11, 23, 36 and 47, Biebl mentions light emitting diodes (e.g., col. 1, lines 28-32), but does not expressly mention the particular embodiment of electrolumiscent wire; however, the Examiner takes Official Notice that these are widely known exemplars of signal lights in such systems as

Art Unit: 2112

the signal lighting of Biebl. This is further evidenced by Chang, who discloses controlling "signal lights" and mentions the common examples of LED and electrolumiscent devices (e.g., col. 1, lines 54-57). It would be obvious to combine electrolumiscent devices, which are seen to be standard light devices, with Biebl because Biebl provides for control of standard signal devices. Therefore it would be obvious to one of ordinary skill in the art to combine the electrolumiscent devices with Biebl to obtain the claimed invention.

Claims 13 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Biebl as applied in respective parent claims, in view of common and widely held knowledge of logical equivalence of hardware and software, as further evidenced by Tanenbaum.

Regarding claims 13 and 25, Biebl does not expressly mention a computer program product; however Examiner takes Official Notice that implementation of hardware methods of Biebl as software is a manifestly obvious and widely known feature, as further evidenced by Tanenbaum. Tanenbaum, in the reference work, teaches the well-known mantra "hardware and software are logically equivalent" (p. 11). Therefore it would be obvious to one of ordinary skill in the art to implement the hardware methods of Biebl as a computer program product.

Art Unit: 2112

### Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Celi (US 5404524), and Amoni (US 5884086) disclose various embodiments of a computer device, which identifies active and non-active ports. This prior art, in addition to those used in rejections above serve to delineate the fairly widespread use of external component detection in the area of *computer* ports, to which some of the broader claims of the invention are drawn. Puleo (US 6653797) discloses a different embodiment in the area of display lighting, which shows a different means of automatically identifying active and non-active ports.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Clifford H Knoll whose telephone number is 703-305-8656. The examiner can normally be reached on M-F 0630-1500.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Mark H Rinehart can be reached on 703-305-4815. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Page 20

Art Unit: 2112

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

chk